OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5497d 04h /dbg_interface/trunk/
156 Version 3 of the document. igorm 7288d 12h /trunk/
152 CTRL READ fixed. Stall bit was not shifted out OK. Error appeared in last
check-in.
igorm 7294d 10h /trunk/
150 Zero is shifted out when CTRL_READ command is active. igorm 7295d 05h /trunk/
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7297d 10h /trunk/
146 Changes for the FormalPRO. igorm 7301d 07h /trunk/
145 Support for 2 CPUs added. igorm 7301d 11h /trunk/
144 Port names and defines for the supported CPUs changed. igorm 7301d 12h /trunk/
143 Signals for easier debugging removed. igorm 7301d 14h /trunk/
142 Typo fixed. igorm 7301d 15h /trunk/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7302d 10h /trunk/
140 CRC checking of incoming CRC added to all tasks. igorm 7303d 01h /trunk/
139 New release of the debug interface (3rd. release). igorm 7305d 04h /trunk/
138 Temp version before changing dbg interface. igorm 7311d 08h /trunk/
136 Table describing chain codes added. igorm 7315d 09h /trunk/
135 'hz changed to 1'hz because Icarus complains. igorm 7318d 08h /trunk/
132 Documentation updated. Many missing things added. igorm 7319d 07h /trunk/
131 Documentation updated. Many missing things added. igorm 7319d 07h /trunk/
129 New documentation. mohor 7361d 06h /trunk/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7363d 14h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.