OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 368

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 2623d 07h /
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 2686d 04h /
366 Readded eth_top.v with a deprecation warning olof 2810d 08h /
365 Whitespace cleanup olof 2811d 08h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 2812d 05h /
363 quartus project files unneback 2812d 14h /
362 added Makefiles to build project unneback 2812d 14h /
361 created branch unneback unneback 2812d 14h /
360 Added partial implementation of the debug register from ORPSoC olof 2813d 13h /
359 Verilator linting fixes olof 2815d 15h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 2817d 05h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 2817d 05h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 2817d 07h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 2817d 08h /
354 Whitespace cleanup olof 2817d 08h /
353 Inherit fixes for bit width of constants from ORPSoC olof 2819d 10h /
352 Removed delayed assignments from rtl code olof 2823d 16h /
351 Turn defines into parameters in eth_cop olof 2832d 05h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 2832d 06h /
349 Make all parameters configurable from top level olof 2833d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.