OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 368

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 3885d 15h /
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3948d 12h /
366 Readded eth_top.v with a deprecation warning olof 4072d 16h /
365 Whitespace cleanup olof 4073d 15h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4074d 13h /
363 quartus project files unneback 4074d 21h /
362 added Makefiles to build project unneback 4074d 21h /
361 created branch unneback unneback 4074d 22h /
360 Added partial implementation of the debug register from ORPSoC olof 4075d 20h /
359 Verilator linting fixes olof 4077d 22h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4079d 12h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4079d 13h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4079d 14h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4079d 15h /
354 Whitespace cleanup olof 4079d 15h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4081d 17h /
352 Removed delayed assignments from rtl code olof 4085d 23h /
351 Turn defines into parameters in eth_cop olof 4094d 13h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4094d 13h /
349 Make all parameters configurable from top level olof 4095d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.