OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8129d 20h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8129d 20h /
99 Document revised. mohor 8136d 19h /
98 Document revised. mohor 8136d 19h /
97 Small typo fixed. lampret 8153d 18h /
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8157d 18h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8157d 20h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8157d 20h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8162d 19h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8163d 21h /
91 Comments in Slovene language removed. mohor 8163d 21h /
90 casex changed with case, fifo reset changed. mohor 8163d 21h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8167d 19h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8173d 18h /
87 Status was not latched correctly sometimes. Fixed. mohor 8173d 20h /
86 Big Endian problem when sending frames fixed. mohor 8175d 03h /
85 Log info was missing. mohor 8180d 13h /
84 LinkFail signal was not latching appropriate bit. mohor 8180d 13h /
83 MAC address recognition was not correct (bytes swaped). mohor 8180d 13h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8180d 15h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8180d 15h /
80 Small fixes for external/internal DMA missmatches. mohor 8184d 17h /
79 RetryCntLatched was unused and removed from design mohor 8184d 18h /
78 WB_SEL_I was unused and removed from design mohor 8184d 18h /
77 Interrupts changed mohor 8184d 18h /
76 Interrupts changed in the top file mohor 8184d 18h /
75 r_Bro is used for accepting/denying frames mohor 8184d 18h /
74 Reset values are passed to registers through parameters mohor 8184d 18h /
73 Number of interrupts changed mohor 8184d 18h /
72 Retry is not activated when a Tx Underrun occured mohor 8188d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.