OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 7219d 14h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 7219d 14h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 7219d 14h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 7219d 14h /
99 Document revised. mohor 7226d 13h /
98 Document revised. mohor 7226d 14h /
97 Small typo fixed. lampret 7243d 12h /
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 7247d 12h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 7247d 15h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 7247d 15h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 7252d 13h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 7253d 15h /
91 Comments in Slovene language removed. mohor 7253d 15h /
90 casex changed with case, fifo reset changed. mohor 7253d 15h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 7257d 13h /
88 rx_fifo was not always cleared ok. Fixed. mohor 7263d 12h /
87 Status was not latched correctly sometimes. Fixed. mohor 7263d 14h /
86 Big Endian problem when sending frames fixed. mohor 7264d 21h /
85 Log info was missing. mohor 7270d 07h /
84 LinkFail signal was not latching appropriate bit. mohor 7270d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.