Subversion Repositories ethmac

[/] - Rev 107


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 TX_BUF_BASE changed. mohor 7024d 05h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 7024d 05h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 7033d 06h /
104 FCS should not be included in NibbleMinFl. mohor 7035d 00h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 7035d 01h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 7035d 01h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 7035d 01h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 7035d 01h /
99 Document revised. mohor 7042d 00h /
98 Document revised. mohor 7042d 00h /
97 Small typo fixed. lampret 7058d 23h /
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 7062d 23h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 7063d 02h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 7063d 02h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 7068d 00h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
mohor 7069d 02h /
91 Comments in Slovene language removed. mohor 7069d 02h /
90 casex changed with case, fifo reset changed. mohor 7069d 02h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
mohor 7073d 00h /
88 rx_fifo was not always cleared ok. Fixed. mohor 7078d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.