OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7949d 03h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7950d 01h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7950d 22h /
113 RxPointer bug fixed. mohor 7957d 14h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7958d 04h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 7958d 17h /
110 m_wb_cyc_o signal released after every single transfer. mohor 7958d 21h /
109 Comment removed. mohor 7958d 21h /
108 Testbench supports unaligned accesses. mohor 8026d 07h /
107 TX_BUF_BASE changed. mohor 8026d 07h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8026d 07h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8035d 08h /
104 FCS should not be included in NibbleMinFl. mohor 8037d 02h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8037d 03h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8037d 03h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8037d 03h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8037d 03h /
99 Document revised. mohor 8044d 02h /
98 Document revised. mohor 8044d 03h /
97 Small typo fixed. lampret 8061d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.