Subversion Repositories ethmac

[/] - Rev 116


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Testing environment also includes traffic cop, memory interface and host
mohor 7814d 16h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7815d 13h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7816d 11h /
113 RxPointer bug fixed. mohor 7823d 03h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7823d 16h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 7824d 06h /
110 m_wb_cyc_o signal released after every single transfer. mohor 7824d 09h /
109 Comment removed. mohor 7824d 09h /
108 Testbench supports unaligned accesses. mohor 7891d 19h /
107 TX_BUF_BASE changed. mohor 7891d 19h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 7891d 19h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 7900d 21h /
104 FCS should not be included in NibbleMinFl. mohor 7902d 15h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 7902d 15h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 7902d 16h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 7902d 16h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 7902d 16h /
99 Document revised. mohor 7909d 15h /
98 Document revised. mohor 7909d 15h /
97 Small typo fixed. lampret 7926d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.