OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 125

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 6695d 23h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6696d 00h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6698d 00h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 6698d 00h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6698d 00h /
120 Unused files removed. mohor 6698d 01h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 6698d 01h /
118 ShiftEnded synchronization changed. mohor 6701d 16h /
117 Clock mrx_clk set to 2.5 MHz. mohor 6702d 03h /
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6702d 03h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 6703d 01h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 6703d 22h /
113 RxPointer bug fixed. mohor 6710d 14h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 6711d 04h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 6711d 17h /
110 m_wb_cyc_o signal released after every single transfer. mohor 6711d 20h /
109 Comment removed. mohor 6711d 21h /
108 Testbench supports unaligned accesses. mohor 6779d 07h /
107 TX_BUF_BASE changed. mohor 6779d 07h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 6779d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.