URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 143

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
143	Only values smaller or equal to 0x80 can be written to TX_BD_NUM register. r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.	mohor	7913d 11h	/
142	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7916d 04h	/
141	Syntax error fixed.	mohor	7916d 04h	/
140	Syntax error fixed.	mohor	7916d 05h	/
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	7916d 05h	/
138	Synchronous reset added.	mohor	7916d 05h	/
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	7916d 05h	/
136	Parameter ResetValue changed to capital letters.	mohor	7916d 14h	/
135	New revision. External DMA removed, TX_BD_NUM changed.	mohor	7918d 06h	/
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	7918d 07h	/
133	- Busy signal was not set on time when scan status operation was performed and clock was divided with more than 2. - Nvalid remains valid two more clocks (was previously cleared too soon).	mohor	7918d 08h	/
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	7918d 08h	/
131	LinkFail signal was not latching appropriate bit.	mohor	7918d 09h	/
130	First draft of the Ethernet design document. Not a finished version. Still many things missing.	mohor	7918d 09h	/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	7918d 10h	/
128	This commit was manufactured by cvs2svn to create tag 'rel_2'.		7938d 08h	/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7938d 08h	/
126	InvalidSymbol generation changed.	mohor	7938d 09h	/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7938d 09h	/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	7938d 10h	/
123	This commit was manufactured by cvs2svn to create tag 'rel_1'.		7940d 10h	/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7940d 10h	/
121	gsr added for use when ETH_XILINX_RAMB4 define is set.	mohor	7940d 10h	/
120	Unused files removed.	mohor	7940d 11h	/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7940d 11h	/
118	ShiftEnded synchronization changed.	mohor	7944d 02h	/
117	Clock mrx_clk set to 2.5 MHz.	mohor	7944d 13h	/
116	Testing environment also includes traffic cop, memory interface and host interface.	mohor	7944d 13h	/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7945d 11h	/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	7946d 08h	/

Browse

Tools

Subversion Repositories ethmac

[/] - Rev 143

Filtering Options