OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 147

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7875d 21h /
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7875d 21h /
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7875d 21h /
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.
7892d 00h /
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7892d 00h /
142 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7894d 17h /
141 Syntax error fixed. mohor 7894d 17h /
140 Syntax error fixed. mohor 7894d 17h /
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7894d 17h /
138 Synchronous reset added. mohor 7894d 17h /
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 7894d 17h /
136 Parameter ResetValue changed to capital letters. mohor 7895d 03h /
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 7896d 19h /
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7896d 20h /
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7896d 21h /
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7896d 21h /
131 LinkFail signal was not latching appropriate bit. mohor 7896d 21h /
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7896d 22h /
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7896d 22h /
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7916d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.