OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8295d 15h /
14 Unconnected signals are now connected. mohor 8299d 20h /
13 New directory structure. Files upodated and put together. mohor 8302d 05h /
12 Directory structure changed. Files checked and joind together. mohor 8302d 08h /
11 Directory structure changed. Files checked and joind together. mohor 8302d 08h /
10 Directory structure changed. Files checked and joind together. mohor 8302d 08h /
9 Documentation updated to be synchronized to the verilog files. mohor 8329d 17h /
8 Version 1.3. Status registers added. DMA channels 2 and 3 are not used
any more. Things that are implementation specific were deleted out of the
document.		 mohor 8356d 21h /
7 Version 1.3. Status registers added. DMA channels 2 and 3 are not used
any more. Things that are implementation specific were deleted out of the
document.		 mohor 8356d 22h /
6 no message mohor 8356d 22h /
5 This is a Microsoft version of the spec in the pdf format. mohor 8361d 07h /
4 deleted mohor 8361d 07h /
3 This commit was manufactured by cvs2svn to create tag 'arelease'. 8433d 07h /
2 no message mohor 8433d 07h /
1 Standard project directories initialized by cvs2svn. 8433d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.