OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Version 1.16 created. See revision history in the document for details. mohor 8071d 17h /
151 This commit was manufactured by cvs2svn to create tag 'rel_4'. 8071d 18h /
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 8071d 18h /
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.
mohor 8071d 18h /
148 Bug when last byte of destination address was not checked fixed. mohor 8071d 18h /
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 8071d 18h /
146 CarrierSenseLost status is not set when working in loopback mode. mohor 8071d 19h /
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 8071d 19h /
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.
8087d 21h /
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 8087d 21h /
142 This commit was manufactured by cvs2svn to create tag 'rel_3'. 8090d 15h /
141 Syntax error fixed. mohor 8090d 15h /
140 Syntax error fixed. mohor 8090d 15h /
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 8090d 15h /
138 Synchronous reset added. mohor 8090d 15h /
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 8090d 15h /
136 Parameter ResetValue changed to capital letters. mohor 8091d 01h /
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 8092d 16h /
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 8092d 18h /
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 8092d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.