OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Version 1.16 created. See revision history in the document for details. mohor 7026d 22h /
151 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7027d 00h /
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7027d 00h /
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.
mohor 7027d 00h /
148 Bug when last byte of destination address was not checked fixed. mohor 7027d 00h /
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7027d 00h /
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7027d 00h /
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7027d 00h /
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.
7043d 03h /
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7043d 03h /
142 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7045d 20h /
141 Syntax error fixed. mohor 7045d 20h /
140 Syntax error fixed. mohor 7045d 20h /
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7045d 21h /
138 Synchronous reset added. mohor 7045d 21h /
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 7045d 21h /
136 Parameter ResetValue changed to capital letters. mohor 7046d 06h /
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 7047d 22h /
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7047d 23h /
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7048d 00h /
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7048d 00h /
131 LinkFail signal was not latching appropriate bit. mohor 7048d 01h /
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7048d 01h /
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7048d 02h /
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7068d 00h /
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7068d 00h /
126 InvalidSymbol generation changed. mohor 7068d 00h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7068d 01h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7068d 01h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7070d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.