OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7047d 23h /
131 LinkFail signal was not latching appropriate bit. mohor 7047d 23h /
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7048d 00h /
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7048d 00h /
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7067d 23h /
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7067d 23h /
126 InvalidSymbol generation changed. mohor 7067d 23h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7067d 23h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7068d 00h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7070d 01h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.