OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 167

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7890d 08h /
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7891d 09h /
165 HASH improvement needed. mohor 7891d 12h /
164 Ethernet debug registers removed. mohor 7891d 12h /
163 Another temporary version. Core is almost finished. Testbench not included,
yet"		 mohor 7892d 04h /
162 Another temporary version. Core is almost finished. Testbench not included,
yet.		 mohor 7892d 04h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7892d 09h /
160 error acknowledge cycle termination added to display. mohor 7892d 10h /
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7893d 06h /
158 Typo fixed. mohor 7893d 06h /
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7895d 11h /
156 Valid testbench. mohor 7895d 11h /
155 Minor changes. mohor 7895d 11h /
154 Design document is still under construction. mohor 7896d 11h /
153 Temp version (backup). mohor 7897d 02h /
152 Version 1.16 created. See revision history in the document for details. mohor 7897d 02h /
151 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7897d 04h /
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.		 mohor 7897d 04h /
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.		 mohor 7897d 04h /
148 Bug when last byte of destination address was not checked fixed. mohor 7897d 04h /
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.		 mohor 7897d 04h /
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7897d 04h /
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7897d 04h /
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.		 7913d 06h /
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.		 mohor 7913d 06h /
142 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7916d 00h /
141 Syntax error fixed. mohor 7916d 00h /
140 Syntax error fixed. mohor 7916d 00h /
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.		 mohor 7916d 00h /
138 Synchronous reset added. mohor 7916d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.