OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 186

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7870d 09h /
165 HASH improvement needed. mohor 7870d 12h /
164 Ethernet debug registers removed. mohor 7870d 12h /
163 Another temporary version. Core is almost finished. Testbench not included,
yet"
mohor 7871d 04h /
162 Another temporary version. Core is almost finished. Testbench not included,
yet.
mohor 7871d 04h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7871d 10h /
160 error acknowledge cycle termination added to display. mohor 7871d 10h /
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7872d 06h /
158 Typo fixed. mohor 7872d 06h /
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7874d 12h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.