OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 186

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 Macro for testbench (DO file). mohor 7013d 03h /
185 Directory keeper. mohor 7013d 03h /
184 Modelsim simulation environment should be ready now. mohor 7013d 04h /
183 Modelsim environment added. mohor 7013d 04h /
182 Full duplex test improved. tadej 7014d 05h /
181 MIIM test look better. mohor 7014d 07h /
180 Bench outputs data to display every 128 bytes. mohor 7017d 03h /
179 Beautiful tests merget together mohor 7017d 04h /
178 Rearanged testcases mohor 7017d 04h /
177 Bug in MIIM fixed. mohor 7017d 08h /
176 lists changed to new directory structure mohor 7017d 09h /
175 Script fixed to new dir structure mohor 7017d 09h /
174 Directory keeper mohor 7017d 09h /
173 Keeps the directory mohor 7017d 09h /
172 NCSIM simulation environment added to cvs mohor 7017d 09h /
171 NCSIM simulation environment added. mohor 7017d 10h /
170 Headers changed. mohor 7017d 10h /
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7017d 10h /
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7018d 08h /
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7019d 08h /
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7020d 09h /
165 HASH improvement needed. mohor 7020d 12h /
164 Ethernet debug registers removed. mohor 7020d 12h /
163 Another temporary version. Core is almost finished. Testbench not included,
yet"
mohor 7021d 04h /
162 Another temporary version. Core is almost finished. Testbench not included,
yet.
mohor 7021d 04h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7021d 09h /
160 error acknowledge cycle termination added to display. mohor 7021d 10h /
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7022d 06h /
158 Typo fixed. mohor 7022d 06h /
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7024d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.