OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 202

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7878d 14h /
201 Core size added to the document. mohor 7878d 15h /
200 File with lower case checked in instead. mohor 7878d 15h /
199 Datasheet name changed to lower case name. mohor 7878d 15h /
198 Removed file. File with name in lower case will be added instead. mohor 7878d 15h /
197 Ethernet Data Sheet. mohor 7878d 15h /
196 Ethernet product brief. mohor 7878d 16h /
195 Product brief removed because it is the same as Datasheet. mohor 7878d 17h /
194 Full duplex tests modified and testbench bug repaired. tadej 7878d 17h /
193 Temp version (backup). mohor 7878d 19h /
192 Some additional reports added tadej 7880d 14h /
191 Bug repaired in eth_phy device tadej 7880d 14h /
190 Several information added to the file. mohor 7880d 15h /
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7880d 15h /
188 PHY changed. tadej 7881d 12h /
187 _info file added. mohor 7881d 12h /
186 Macro for testbench (DO file). mohor 7881d 12h /
185 Directory keeper. mohor 7881d 13h /
184 Modelsim simulation environment should be ready now. mohor 7881d 13h /
183 Modelsim environment added. mohor 7881d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.