OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6940d 06h /
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 6943d 07h /
201 Core size added to the document. mohor 6943d 08h /
200 File with lower case checked in instead. mohor 6943d 08h /
199 Datasheet name changed to lower case name. mohor 6943d 08h /
198 Removed file. File with name in lower case will be added instead. mohor 6943d 08h /
197 Ethernet Data Sheet. mohor 6943d 08h /
196 Ethernet product brief. mohor 6943d 09h /
195 Product brief removed because it is the same as Datasheet. mohor 6943d 09h /
194 Full duplex tests modified and testbench bug repaired. tadej 6943d 10h /
193 Temp version (backup). mohor 6943d 11h /
192 Some additional reports added tadej 6945d 06h /
191 Bug repaired in eth_phy device tadej 6945d 06h /
190 Several information added to the file. mohor 6945d 07h /
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6945d 07h /
188 PHY changed. tadej 6946d 04h /
187 _info file added. mohor 6946d 04h /
186 Macro for testbench (DO file). mohor 6946d 05h /
185 Directory keeper. mohor 6946d 05h /
184 Modelsim simulation environment should be ready now. mohor 6946d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.