OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6573d 01h /
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 6576d 02h /
201 Core size added to the document. mohor 6576d 03h /
200 File with lower case checked in instead. mohor 6576d 03h /
199 Datasheet name changed to lower case name. mohor 6576d 03h /
198 Removed file. File with name in lower case will be added instead. mohor 6576d 03h /
197 Ethernet Data Sheet. mohor 6576d 03h /
196 Ethernet product brief. mohor 6576d 04h /
195 Product brief removed because it is the same as Datasheet. mohor 6576d 05h /
194 Full duplex tests modified and testbench bug repaired. tadej 6576d 05h /
193 Temp version (backup). mohor 6576d 07h /
192 Some additional reports added tadej 6578d 02h /
191 Bug repaired in eth_phy device tadej 6578d 02h /
190 Several information added to the file. mohor 6578d 03h /
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6578d 03h /
188 PHY changed. tadej 6579d 00h /
187 _info file added. mohor 6579d 00h /
186 Macro for testbench (DO file). mohor 6579d 00h /
185 Directory keeper. mohor 6579d 01h /
184 Modelsim simulation environment should be ready now. mohor 6579d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.