Subversion Repositories ethmac

[/] - Rev 245


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
245 Rev 1.7. mohor 7622d 20h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7622d 23h /
243 Late collision is not reported any more. tadejm 7623d 04h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7623d 19h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7623d 19h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7623d 19h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7623d 19h /
238 Defines fixed to use generic RAM by default. mohor 7635d 23h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7638d 04h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7638d 04h /
235 rev 4. mohor 7638d 19h /
234 Figure list assed to the revision 3. mohor 7639d 03h /
233 Revision 0.3 released. Some figures added. mohor 7639d 03h /
232 fpga define added. mohor 7643d 22h /
231 Description of Core Modules added (figure). mohor 7646d 00h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7649d 20h /
229 case changed to casex. mohor 7649d 20h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7650d 00h /
227 Changed BIST scan signals. tadejm 7650d 00h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7650d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.