OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 251

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 8117d 23h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 8117d 23h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 8118d 23h /
248 wb_rst_i is used for MIIM reset. mohor 8118d 23h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 8122d 02h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 8122d 02h /
245 Rev 1.7. mohor 8122d 20h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 8122d 22h /
243 Late collision is not reported any more. tadejm 8123d 04h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 8123d 18h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 8123d 18h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 8123d 18h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 8123d 19h /
238 Defines fixed to use generic RAM by default. mohor 8135d 23h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 8138d 04h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 8138d 04h /
235 rev 4. mohor 8138d 19h /
234 Figure list assed to the revision 3. mohor 8139d 03h /
233 Revision 0.3 released. Some figures added. mohor 8139d 03h /
232 fpga define added. mohor 8143d 22h /
231 Description of Core Modules added (figure). mohor 8145d 23h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 8149d 20h /
229 case changed to casex. mohor 8149d 20h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 8150d 00h /
227 Changed BIST scan signals. tadejm 8150d 00h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 8150d 01h /
225 Some minor changes. tadejm 8150d 01h /
224 Signals for a wave window in Modelsim. tadejm 8150d 03h /
223 Some code changed due to bug fixes. tadejm 8150d 03h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 8154d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.