Subversion Repositories ethmac

[/] - Rev 256


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6174d 12h /
255 TPauseRq synchronized to tx_clk. mohor 6174d 12h /
254 Temp version. mohor 6175d 16h /
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6175d 18h /
252 Just some updates. tadejm 6175d 18h /
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6175d 18h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6175d 18h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 6176d 19h /
248 wb_rst_i is used for MIIM reset. mohor 6176d 19h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6179d 22h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6179d 22h /
245 Rev 1.7. mohor 6180d 15h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6180d 17h /
243 Late collision is not reported any more. tadejm 6180d 23h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6181d 14h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6181d 14h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6181d 14h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6181d 14h /
238 Defines fixed to use generic RAM by default. mohor 6193d 18h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 6195d 23h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6195d 23h /
235 rev 4. mohor 6196d 14h /
234 Figure list assed to the revision 3. mohor 6196d 22h /
233 Revision 0.3 released. Some figures added. mohor 6196d 22h /
232 fpga define added. mohor 6201d 17h /
231 Description of Core Modules added (figure). mohor 6203d 19h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 6207d 15h /
229 case changed to casex. mohor 6207d 15h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 6207d 19h /
227 Changed BIST scan signals. tadejm 6207d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2019, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.