Subversion Repositories ethmac

[/] - Rev 256


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6405d 19h /
255 TPauseRq synchronized to tx_clk. mohor 6405d 19h /
254 Temp version. mohor 6406d 23h /
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6407d 01h /
252 Just some updates. tadejm 6407d 01h /
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6407d 01h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6407d 01h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 6408d 01h /
248 wb_rst_i is used for MIIM reset. mohor 6408d 01h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6411d 05h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6411d 05h /
245 Rev 1.7. mohor 6411d 22h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6412d 00h /
243 Late collision is not reported any more. tadejm 6412d 06h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6412d 20h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6412d 20h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6412d 21h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6412d 21h /
238 Defines fixed to use generic RAM by default. mohor 6425d 01h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 6427d 06h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6427d 06h /
235 rev 4. mohor 6427d 21h /
234 Figure list assed to the revision 3. mohor 6428d 05h /
233 Revision 0.3 released. Some figures added. mohor 6428d 05h /
232 fpga define added. mohor 6433d 00h /
231 Description of Core Modules added (figure). mohor 6435d 01h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 6438d 22h /
229 case changed to casex. mohor 6438d 22h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 6439d 02h /
227 Changed BIST scan signals. tadejm 6439d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.