OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 302

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
302 mbist signals updated according to newest convention markom 7719d 11h /
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7730d 03h /
300 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7777d 07h /
299 Artisan RAMs added. mohor 7777d 07h /
298 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7783d 02h /
297 Artisan ram instance added. simons 7783d 02h /
296 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7784d 05h /
295 Few minor changes. tadejm 7784d 05h /
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7786d 06h /
293 initial. tadejm 7810d 03h /
292 Corrected mistake. tadejm 7810d 03h /
291 initial tadejm 7810d 04h /
290 Additional checking for FAILED tests added - for ATS. tadejm 7810d 05h /
289 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7819d 04h /
288 This file was not part of the RTL before, but it should be here. simons 7819d 04h /
287 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7845d 07h /
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7845d 07h /
285 Binary operator used instead of unary (xnor). mohor 7845d 08h /
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7873d 09h /
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 7901d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.