OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 327

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
327 Defer indication fixed. igorm 6304d 07h /
326 Delayed CRC fixed. igorm 6304d 07h /
325 Defer indication fixed. igorm 6304d 07h /
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 6601d 08h /
323 Accidently deleted line put back. igorm 6601d 08h /
322 This commit was manufactured by cvs2svn to create tag 'rel_26'. 6605d 03h /
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 6605d 03h /
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 6605d 06h /
319 Latest Ethernet IP core testbench. tadejm 6636d 02h /
318 Latest Ethernet IP core testbench. tadejm 6636d 02h /
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 6645d 09h /
316 This commit was manufactured by cvs2svn to create tag 'rel_25'. 6748d 05h /
315 Updated testbench. Some more testcases, some repaired. tadejm 6748d 05h /
314 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 6748d 05h /
313 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 6748d 05h /
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 6748d 05h /
311 Update script for running different file list files for different RAM models. tadejm 6748d 05h /
310 More signals. tadejm 6748d 05h /
309 Update file list files for different RAM models with byte select accessing. tadejm 6748d 05h /
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 6748d 06h /
307 This commit was manufactured by cvs2svn to create tag 'rel_24'. 6749d 03h /
306 Lapsus fixed (!we -> ~we). simons 6749d 03h /
305 This commit was manufactured by cvs2svn to create tag 'rel_23'. 6771d 00h /
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 6771d 00h /
303 This commit was manufactured by cvs2svn to create tag 'rel_22'. 6797d 10h /
302 mbist signals updated according to newest convention markom 6797d 10h /
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 6808d 02h /
300 This commit was manufactured by cvs2svn to create tag 'rel_21'. 6855d 06h /
299 Artisan RAMs added. mohor 6855d 06h /
298 This commit was manufactured by cvs2svn to create tag 'rel_20'. 6861d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.