OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 331

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
331 Tests for delayed CRC and defer indication added. igorm 5646d 02h /
330 Warning fixes. igorm 5646d 02h /
329 Defer indication fixed. igorm 5646d 03h /
328 Delayed CRC fixed. igorm 5646d 03h /
327 Defer indication fixed. igorm 5646d 04h /
326 Delayed CRC fixed. igorm 5646d 04h /
325 Defer indication fixed. igorm 5646d 04h /
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 5943d 04h /
323 Accidently deleted line put back. igorm 5943d 04h /
322 This commit was manufactured by cvs2svn to create tag 'rel_26'. 5946d 23h /
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 5946d 23h /
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 5947d 03h /
319 Latest Ethernet IP core testbench. tadejm 5977d 23h /
318 Latest Ethernet IP core testbench. tadejm 5977d 23h /
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 5987d 05h /
316 This commit was manufactured by cvs2svn to create tag 'rel_25'. 6090d 02h /
315 Updated testbench. Some more testcases, some repaired. tadejm 6090d 02h /
314 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 6090d 02h /
313 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 6090d 02h /
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 6090d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.