OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 340

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
340 Don't fail if log dir already exists olof 5067d 23h /
339 Added basic support for Icarus Verilog olof 5068d 23h /
338 root 5861d 04h /
337 root 5917d 06h /
336 Added old uploaded documents to new repository. root 5918d 10h /
335 New directory structure. root 5918d 10h /
334 Minor fixes for Icarus simulator. igorm 7366d 12h /
333 Some small fixes + some troubles fixed. igorm 7367d 00h /
332 Case statement improved for synthesys. igorm 7380d 05h /
331 Tests for delayed CRC and defer indication added. igorm 7395d 07h /
330 Warning fixes. igorm 7395d 07h /
329 Defer indication fixed. igorm 7395d 08h /
328 Delayed CRC fixed. igorm 7395d 08h /
327 Defer indication fixed. igorm 7395d 08h /
326 Delayed CRC fixed. igorm 7395d 09h /
325 Defer indication fixed. igorm 7395d 09h /
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 7692d 09h /
323 Accidently deleted line put back. igorm 7692d 09h /
322 This commit was manufactured by cvs2svn to create tag 'rel_26'. 7696d 04h /
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 7696d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.