OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 4617d 00h /
359 Verilator linting fixes olof 4619d 03h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4620d 17h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4620d 17h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4620d 19h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4620d 19h /
354 Whitespace cleanup olof 4620d 20h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4622d 21h /
352 Removed delayed assignments from rtl code olof 4627d 03h /
351 Turn defines into parameters in eth_cop olof 4635d 17h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4635d 18h /
349 Make all parameters configurable from top level olof 4636d 18h /
348 Added option to dump VCD files olof 4637d 17h /
347 Added information about running with Icarus Verilog olof 4637d 18h /
346 Updated project location olof 4637d 20h /
345 Temporarily disable failing tests olof 4637d 22h /
344 bit 9 in phy control register is self clearing olof 4644d 00h /
343 Address miss should not be asserted on short frames olof 4647d 20h /
342 Added cast to avoid inequality when comparing different data types olof 4647d 20h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4647d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.