Subversion Repositories ethmac

[/] - Rev 364


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3973d 00h /
363 quartus project files unneback 3973d 08h /
362 added Makefiles to build project unneback 3973d 08h /
361 created branch unneback unneback 3973d 09h /
360 Added partial implementation of the debug register from ORPSoC olof 3974d 07h /
359 Verilator linting fixes olof 3976d 09h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3977d 23h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3978d 00h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3978d 01h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 3978d 02h /
354 Whitespace cleanup olof 3978d 02h /
353 Inherit fixes for bit width of constants from ORPSoC olof 3980d 04h /
352 Removed delayed assignments from rtl code olof 3984d 10h /
351 Turn defines into parameters in eth_cop olof 3993d 00h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3993d 00h /
349 Make all parameters configurable from top level olof 3994d 01h /
348 Added option to dump VCD files olof 3995d 00h /
347 Added information about running with Icarus Verilog olof 3995d 01h /
346 Updated project location olof 3995d 03h /
345 Temporarily disable failing tests olof 3995d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.