Subversion Repositories ethmac

[/] - Rev 367


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3813d 08h /
366 Readded eth_top.v with a deprecation warning olof 3937d 12h /
365 Whitespace cleanup olof 3938d 11h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3939d 09h /
363 quartus project files unneback 3939d 18h /
362 added Makefiles to build project unneback 3939d 18h /
361 created branch unneback unneback 3939d 18h /
360 Added partial implementation of the debug register from ORPSoC olof 3940d 17h /
359 Verilator linting fixes olof 3942d 19h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3944d 09h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3944d 09h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3944d 11h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 3944d 12h /
354 Whitespace cleanup olof 3944d 12h /
353 Inherit fixes for bit width of constants from ORPSoC olof 3946d 13h /
352 Removed delayed assignments from rtl code olof 3950d 19h /
351 Turn defines into parameters in eth_cop olof 3959d 09h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3959d 10h /
349 Make all parameters configurable from top level olof 3960d 10h /
348 Added option to dump VCD files olof 3961d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.