OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 7289d 12h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 7290d 09h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 7294d 13h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 7303d 15h /
37 Link in the header changed. mohor 7303d 15h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7349d 13h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 7352d 11h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 7352d 11h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 7352d 15h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 7352d 16h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7352d 16h /
30 BD section updated. mohor 7354d 13h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 7374d 11h /
28 New release. Name changed to lower case. mohor 7377d 03h /
27 File names changed to lower case. mohor 7377d 03h /
26 First release of product brief. mohor 7377d 03h /
25 First release of product brief. mohor 7377d 03h /
24 Log file added. mohor 7399d 14h /
23 Number of addresses (wb_adr_i) minimized. mohor 7399d 14h /
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 7399d 17h /
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 7400d 14h /
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 7424d 11h /
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 7424d 11h /
18 Few little NCSIM warnings fixed. mohor 7437d 12h /
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 7464d 12h /
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 7471d 17h /
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 7473d 11h /
14 Unconnected signals are now connected. mohor 7477d 16h /
13 New directory structure. Files upodated and put together. mohor 7480d 01h /
12 Directory structure changed. Files checked and joind together. mohor 7480d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.