OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 HASH0 and HASH1 registers added. mohor 8101d 18h /
45 Ethernet Datasheet added. mohor 8102d 01h /
44 Ethernet Datasheet added to cvs. mohor 8102d 01h /
43 Tx status is written back to the BD. mohor 8103d 02h /
42 Rx status is written back to the BD. mohor 8105d 19h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8107d 21h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8108d 19h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8112d 23h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8122d 01h /
37 Link in the header changed. mohor 8122d 01h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8167d 23h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8170d 20h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8170d 20h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8171d 01h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8171d 01h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8171d 02h /
30 BD section updated. mohor 8172d 22h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 8192d 21h /
28 New release. Name changed to lower case. mohor 8195d 12h /
27 File names changed to lower case. mohor 8195d 13h /
26 First release of product brief. mohor 8195d 13h /
25 First release of product brief. mohor 8195d 13h /
24 Log file added. mohor 8218d 00h /
23 Number of addresses (wb_adr_i) minimized. mohor 8218d 00h /
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8218d 03h /
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8218d 23h /
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8242d 20h /
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8242d 20h /
18 Few little NCSIM warnings fixed. mohor 8255d 21h /
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8282d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.