OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 7228d 21h /
46 HASH0 and HASH1 registers added. mohor 7228d 21h /
45 Ethernet Datasheet added. mohor 7229d 04h /
44 Ethernet Datasheet added to cvs. mohor 7229d 04h /
43 Tx status is written back to the BD. mohor 7230d 05h /
42 Rx status is written back to the BD. mohor 7232d 22h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 7235d 00h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 7235d 22h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 7240d 02h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 7249d 04h /
37 Link in the header changed. mohor 7249d 04h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7295d 02h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 7297d 23h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 7297d 23h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 7298d 04h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 7298d 04h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7298d 05h /
30 BD section updated. mohor 7300d 01h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 7320d 00h /
28 New release. Name changed to lower case. mohor 7322d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.