OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 7658d 00h /
46 HASH0 and HASH1 registers added. mohor 7658d 00h /
45 Ethernet Datasheet added. mohor 7658d 06h /
44 Ethernet Datasheet added to cvs. mohor 7658d 06h /
43 Tx status is written back to the BD. mohor 7659d 07h /
42 Rx status is written back to the BD. mohor 7662d 00h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 7664d 02h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 7665d 00h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 7669d 04h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 7678d 06h /
37 Link in the header changed. mohor 7678d 06h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7724d 04h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 7727d 01h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 7727d 02h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 7727d 06h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 7727d 06h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7727d 07h /
30 BD section updated. mohor 7729d 03h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 7749d 02h /
28 New release. Name changed to lower case. mohor 7751d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.