OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8437d 07h /
46 HASH0 and HASH1 registers added. mohor 8437d 07h /
45 Ethernet Datasheet added. mohor 8437d 14h /
44 Ethernet Datasheet added to cvs. mohor 8437d 14h /
43 Tx status is written back to the BD. mohor 8438d 15h /
42 Rx status is written back to the BD. mohor 8441d 08h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8443d 10h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8444d 08h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8448d 12h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8457d 14h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.