OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 81

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8083d 18h /
80 Small fixes for external/internal DMA missmatches. mohor 8087d 20h /
79 RetryCntLatched was unused and removed from design mohor 8087d 21h /
78 WB_SEL_I was unused and removed from design mohor 8087d 21h /
77 Interrupts changed mohor 8087d 21h /
76 Interrupts changed in the top file mohor 8087d 21h /
75 r_Bro is used for accepting/denying frames mohor 8087d 21h /
74 Reset values are passed to registers through parameters mohor 8087d 21h /
73 Number of interrupts changed mohor 8087d 21h /
72 Retry is not activated when a Tx Underrun occured mohor 8092d 00h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8096d 01h /
70 Small fixes. mohor 8096d 02h /
69 Define missmatch fixed. mohor 8097d 00h /
68 Registered trimmed. Unused registers removed. mohor 8097d 23h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8098d 00h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8098d 06h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8098d 06h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8098d 20h /
63 RxAbort is connected differently. mohor 8098d 23h /
62 RxAbort is an output. No need to have is declared as wire. mohor 8098d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.