OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8083d 08h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8083d 09h /
80 Small fixes for external/internal DMA missmatches. mohor 8087d 11h /
79 RetryCntLatched was unused and removed from design mohor 8087d 11h /
78 WB_SEL_I was unused and removed from design mohor 8087d 11h /
77 Interrupts changed mohor 8087d 11h /
76 Interrupts changed in the top file mohor 8087d 11h /
75 r_Bro is used for accepting/denying frames mohor 8087d 11h /
74 Reset values are passed to registers through parameters mohor 8087d 11h /
73 Number of interrupts changed mohor 8087d 11h /
72 Retry is not activated when a Tx Underrun occured mohor 8091d 15h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8095d 16h /
70 Small fixes. mohor 8095d 17h /
69 Define missmatch fixed. mohor 8096d 14h /
68 Registered trimmed. Unused registers removed. mohor 8097d 14h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8097d 14h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8097d 20h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8097d 20h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8098d 10h /
63 RxAbort is connected differently. mohor 8098d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.