OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8049d 18h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8055d 17h /
87 Status was not latched correctly sometimes. Fixed. mohor 8055d 19h /
86 Big Endian problem when sending frames fixed. mohor 8057d 02h /
85 Log info was missing. mohor 8062d 12h /
84 LinkFail signal was not latching appropriate bit. mohor 8062d 12h /
83 MAC address recognition was not correct (bytes swaped). mohor 8062d 12h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8062d 14h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8062d 14h /
80 Small fixes for external/internal DMA missmatches. mohor 8066d 16h /
79 RetryCntLatched was unused and removed from design mohor 8066d 17h /
78 WB_SEL_I was unused and removed from design mohor 8066d 17h /
77 Interrupts changed mohor 8066d 17h /
76 Interrupts changed in the top file mohor 8066d 17h /
75 r_Bro is used for accepting/denying frames mohor 8066d 17h /
74 Reset values are passed to registers through parameters mohor 8066d 17h /
73 Number of interrupts changed mohor 8066d 17h /
72 Retry is not activated when a Tx Underrun occured mohor 8070d 20h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8074d 21h /
70 Small fixes. mohor 8074d 22h /
69 Define missmatch fixed. mohor 8075d 20h /
68 Registered trimmed. Unused registers removed. mohor 8076d 19h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8076d 20h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8077d 02h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8077d 02h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8077d 16h /
63 RxAbort is connected differently. mohor 8077d 19h /
62 RxAbort is an output. No need to have is declared as wire. mohor 8077d 19h /
61 RxStartFrm cleared when abort or retry comes. mohor 8077d 21h /
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8077d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.