OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8070d 21h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8072d 00h /
91 Comments in Slovene language removed. mohor 8072d 00h /
90 casex changed with case, fifo reset changed. mohor 8072d 00h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8075d 22h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8081d 20h /
87 Status was not latched correctly sometimes. Fixed. mohor 8081d 23h /
86 Big Endian problem when sending frames fixed. mohor 8083d 06h /
85 Log info was missing. mohor 8088d 15h /
84 LinkFail signal was not latching appropriate bit. mohor 8088d 15h /
83 MAC address recognition was not correct (bytes swaped). mohor 8088d 16h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8088d 17h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8088d 18h /
80 Small fixes for external/internal DMA missmatches. mohor 8092d 20h /
79 RetryCntLatched was unused and removed from design mohor 8092d 20h /
78 WB_SEL_I was unused and removed from design mohor 8092d 20h /
77 Interrupts changed mohor 8092d 20h /
76 Interrupts changed in the top file mohor 8092d 20h /
75 r_Bro is used for accepting/denying frames mohor 8092d 20h /
74 Reset values are passed to registers through parameters mohor 8092d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.