OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 358

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3941d 03h /ethmac
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3941d 03h /ethmac
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3941d 05h /ethmac
355 Import Julius Baxter's verilator hints from ORPSoC olof 3941d 06h /ethmac
354 Whitespace cleanup olof 3941d 06h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 3943d 08h /ethmac
352 Removed delayed assignments from rtl code olof 3947d 13h /ethmac
351 Turn defines into parameters in eth_cop olof 3956d 03h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3956d 04h /ethmac
349 Make all parameters configurable from top level olof 3957d 05h /ethmac
348 Added option to dump VCD files olof 3958d 03h /ethmac
347 Added information about running with Icarus Verilog olof 3958d 04h /ethmac
346 Updated project location olof 3958d 06h /ethmac
345 Temporarily disable failing tests olof 3958d 08h /ethmac
344 bit 9 in phy control register is self clearing olof 3964d 10h /ethmac
343 Address miss should not be asserted on short frames olof 3968d 06h /ethmac
342 Added cast to avoid inequality when comparing different data types olof 3968d 06h /ethmac
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3968d 06h /ethmac
340 Don't fail if log dir already exists olof 3969d 04h /ethmac
339 Added basic support for Icarus Verilog olof 3970d 03h /ethmac

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.