OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 5004d 00h /ethmac/
359 Verilator linting fixes olof 5006d 02h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 5007d 16h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 5007d 16h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 5007d 18h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 5007d 19h /ethmac/
354 Whitespace cleanup olof 5007d 19h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 5009d 21h /ethmac/
352 Removed delayed assignments from rtl code olof 5014d 03h /ethmac/
351 Turn defines into parameters in eth_cop olof 5022d 16h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 5022d 17h /ethmac/
349 Make all parameters configurable from top level olof 5023d 18h /ethmac/
348 Added option to dump VCD files olof 5024d 17h /ethmac/
347 Added information about running with Icarus Verilog olof 5024d 17h /ethmac/
346 Updated project location olof 5024d 19h /ethmac/
345 Temporarily disable failing tests olof 5024d 21h /ethmac/
344 bit 9 in phy control register is self clearing olof 5030d 23h /ethmac/
343 Address miss should not be asserted on short frames olof 5034d 19h /ethmac/
342 Added cast to avoid inequality when comparing different data types olof 5034d 19h /ethmac/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 5034d 19h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.