OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 4496d 05h /ethmac/
359 Verilator linting fixes olof 4498d 07h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4499d 21h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4499d 22h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4499d 23h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 4500d 00h /ethmac/
354 Whitespace cleanup olof 4500d 01h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 4502d 02h /ethmac/
352 Removed delayed assignments from rtl code olof 4506d 08h /ethmac/
351 Turn defines into parameters in eth_cop olof 4514d 22h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4514d 22h /ethmac/
349 Make all parameters configurable from top level olof 4515d 23h /ethmac/
348 Added option to dump VCD files olof 4516d 22h /ethmac/
347 Added information about running with Icarus Verilog olof 4516d 23h /ethmac/
346 Updated project location olof 4517d 01h /ethmac/
345 Temporarily disable failing tests olof 4517d 02h /ethmac/
344 bit 9 in phy control register is self clearing olof 4523d 04h /ethmac/
343 Address miss should not be asserted on short frames olof 4527d 00h /ethmac/
342 Added cast to avoid inequality when comparing different data types olof 4527d 00h /ethmac/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4527d 01h /ethmac/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.