OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 362

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
362 added Makefiles to build project unneback 4642d 20h /ethmac
361 created branch unneback unneback 4642d 20h /ethmac
360 Added partial implementation of the debug register from ORPSoC olof 4643d 19h /ethmac
359 Verilator linting fixes olof 4645d 21h /ethmac
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4647d 11h /ethmac
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4647d 11h /ethmac
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4647d 13h /ethmac
355 Import Julius Baxter's verilator hints from ORPSoC olof 4647d 14h /ethmac
354 Whitespace cleanup olof 4647d 14h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 4649d 16h /ethmac
352 Removed delayed assignments from rtl code olof 4653d 21h /ethmac
351 Turn defines into parameters in eth_cop olof 4662d 11h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4662d 12h /ethmac
349 Make all parameters configurable from top level olof 4663d 12h /ethmac
348 Added option to dump VCD files olof 4664d 11h /ethmac
347 Added information about running with Icarus Verilog olof 4664d 12h /ethmac
346 Updated project location olof 4664d 14h /ethmac
345 Temporarily disable failing tests olof 4664d 16h /ethmac
344 bit 9 in phy control register is self clearing olof 4670d 18h /ethmac
343 Address miss should not be asserted on short frames olof 4674d 14h /ethmac

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.