Subversion Repositories ethmac

[/] [ethmac/] - Rev 363


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 3818d 18h /ethmac/
362 added Makefiles to build project unneback 3818d 18h /ethmac/
361 created branch unneback unneback 3818d 18h /ethmac/
360 Added partial implementation of the debug register from ORPSoC olof 3819d 17h /ethmac/
359 Verilator linting fixes olof 3821d 19h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3823d 09h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3823d 09h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3823d 11h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 3823d 12h /ethmac/
354 Whitespace cleanup olof 3823d 12h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 3825d 13h /ethmac/
352 Removed delayed assignments from rtl code olof 3829d 19h /ethmac/
351 Turn defines into parameters in eth_cop olof 3838d 09h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3838d 10h /ethmac/
349 Make all parameters configurable from top level olof 3839d 10h /ethmac/
348 Added option to dump VCD files olof 3840d 09h /ethmac/
347 Added information about running with Icarus Verilog olof 3840d 10h /ethmac/
346 Updated project location olof 3840d 12h /ethmac/
345 Temporarily disable failing tests olof 3840d 14h /ethmac/
344 bit 9 in phy control register is self clearing olof 3846d 16h /ethmac/
343 Address miss should not be asserted on short frames olof 3850d 12h /ethmac/
342 Added cast to avoid inequality when comparing different data types olof 3850d 12h /ethmac/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3850d 12h /ethmac/
340 Don't fail if log dir already exists olof 3851d 09h /ethmac/
339 Added basic support for Icarus Verilog olof 3852d 09h /ethmac/
338 root 4644d 14h /ethmac/
337 root 4700d 16h /ethernet/
336 Added old uploaded documents to new repository. root 4701d 20h /ethernet/
335 New directory structure. root 4701d 20h /ethernet/

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.