OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 367

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 4489d 04h /ethmac/
366 Readded eth_top.v with a deprecation warning olof 4613d 08h /ethmac/
365 Whitespace cleanup olof 4614d 07h /ethmac/
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4615d 05h /ethmac/
363 quartus project files unneback 4615d 13h /ethmac/
362 added Makefiles to build project unneback 4615d 14h /ethmac/
361 created branch unneback unneback 4615d 14h /ethmac/
360 Added partial implementation of the debug register from ORPSoC olof 4616d 12h /ethmac/
359 Verilator linting fixes olof 4618d 15h /ethmac/
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4620d 05h /ethmac/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4620d 05h /ethmac/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4620d 06h /ethmac/
355 Import Julius Baxter's verilator hints from ORPSoC olof 4620d 07h /ethmac/
354 Whitespace cleanup olof 4620d 08h /ethmac/
353 Inherit fixes for bit width of constants from ORPSoC olof 4622d 09h /ethmac/
352 Removed delayed assignments from rtl code olof 4626d 15h /ethmac/
351 Turn defines into parameters in eth_cop olof 4635d 05h /ethmac/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4635d 06h /ethmac/
349 Make all parameters configurable from top level olof 4636d 06h /ethmac/
348 Added option to dump VCD files olof 4637d 05h /ethmac/
347 Added information about running with Icarus Verilog olof 4637d 06h /ethmac/
346 Updated project location olof 4637d 08h /ethmac/
345 Temporarily disable failing tests olof 4637d 09h /ethmac/
344 bit 9 in phy control register is self clearing olof 4643d 11h /ethmac/
343 Address miss should not be asserted on short frames olof 4647d 07h /ethmac/
342 Added cast to avoid inequality when comparing different data types olof 4647d 08h /ethmac/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4647d 08h /ethmac/
340 Don't fail if log dir already exists olof 4648d 05h /ethmac/
339 Added basic support for Icarus Verilog olof 4649d 05h /ethmac/
338 root 5441d 10h /ethmac/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.