OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] - Rev 363

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 3224d 18h /ethmac/branches/unneback/
362 added Makefiles to build project unneback 3224d 18h /ethmac/branches/unneback/
361 created branch unneback unneback 3224d 18h /ethmac/branches/unneback/
352 Removed delayed assignments from rtl code olof 3235d 19h /ethmac/trunk/
351 Turn defines into parameters in eth_cop olof 3244d 09h /ethmac/trunk/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3244d 10h /ethmac/trunk/
349 Make all parameters configurable from top level olof 3245d 11h /ethmac/trunk/
348 Added option to dump VCD files olof 3246d 10h /ethmac/trunk/
347 Added information about running with Icarus Verilog olof 3246d 10h /ethmac/trunk/
346 Updated project location olof 3246d 12h /ethmac/trunk/
345 Temporarily disable failing tests olof 3246d 14h /ethmac/trunk/
344 bit 9 in phy control register is self clearing olof 3252d 16h /ethmac/trunk/
343 Address miss should not be asserted on short frames olof 3256d 12h /ethmac/trunk/
342 Added cast to avoid inequality when comparing different data types olof 3256d 12h /ethmac/trunk/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3256d 12h /ethmac/trunk/
340 Don't fail if log dir already exists olof 3257d 10h /ethmac/trunk/
339 Added basic support for Icarus Verilog olof 3258d 09h /ethmac/trunk/
338 root 4050d 15h /ethmac/trunk/
335 New directory structure. root 4107d 20h /ethernet/trunk/
334 Minor fixes for Icarus simulator. igorm 5555d 22h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.