OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] - Rev 363

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 4495d 16h /ethmac/branches/unneback/
362 added Makefiles to build project unneback 4495d 16h /ethmac/branches/unneback/
361 created branch unneback unneback 4495d 17h /ethmac/branches/unneback/
352 Removed delayed assignments from rtl code olof 4506d 18h /ethmac/trunk/
351 Turn defines into parameters in eth_cop olof 4515d 08h /ethmac/trunk/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4515d 08h /ethmac/trunk/
349 Make all parameters configurable from top level olof 4516d 09h /ethmac/trunk/
348 Added option to dump VCD files olof 4517d 08h /ethmac/trunk/
347 Added information about running with Icarus Verilog olof 4517d 09h /ethmac/trunk/
346 Updated project location olof 4517d 11h /ethmac/trunk/
345 Temporarily disable failing tests olof 4517d 12h /ethmac/trunk/
344 bit 9 in phy control register is self clearing olof 4523d 14h /ethmac/trunk/
343 Address miss should not be asserted on short frames olof 4527d 10h /ethmac/trunk/
342 Added cast to avoid inequality when comparing different data types olof 4527d 10h /ethmac/trunk/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4527d 11h /ethmac/trunk/
340 Don't fail if log dir already exists olof 4528d 08h /ethmac/trunk/
339 Added basic support for Icarus Verilog olof 4529d 07h /ethmac/trunk/
338 root 5321d 13h /ethmac/trunk/
335 New directory structure. root 5378d 18h /ethernet/trunk/
334 Minor fixes for Icarus simulator. igorm 6826d 20h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.