OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] - Rev 363

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 4805d 12h /ethmac/branches/unneback/
362 added Makefiles to build project unneback 4805d 12h /ethmac/branches/unneback/
361 created branch unneback unneback 4805d 12h /ethmac/branches/unneback/
352 Removed delayed assignments from rtl code olof 4816d 14h /ethmac/trunk/
351 Turn defines into parameters in eth_cop olof 4825d 03h /ethmac/trunk/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4825d 04h /ethmac/trunk/
349 Make all parameters configurable from top level olof 4826d 05h /ethmac/trunk/
348 Added option to dump VCD files olof 4827d 04h /ethmac/trunk/
347 Added information about running with Icarus Verilog olof 4827d 04h /ethmac/trunk/
346 Updated project location olof 4827d 06h /ethmac/trunk/
345 Temporarily disable failing tests olof 4827d 08h /ethmac/trunk/
344 bit 9 in phy control register is self clearing olof 4833d 10h /ethmac/trunk/
343 Address miss should not be asserted on short frames olof 4837d 06h /ethmac/trunk/
342 Added cast to avoid inequality when comparing different data types olof 4837d 06h /ethmac/trunk/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4837d 06h /ethmac/trunk/
340 Don't fail if log dir already exists olof 4838d 04h /ethmac/trunk/
339 Added basic support for Icarus Verilog olof 4839d 03h /ethmac/trunk/
338 root 5631d 09h /ethmac/trunk/
335 New directory structure. root 5688d 14h /ethernet/trunk/
334 Minor fixes for Icarus simulator. igorm 7136d 16h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.