URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 346

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
346	Updated project location	olof	4658d 22h	/ethmac/branches/unneback/rtl/verilog/
341	Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short	olof	4668d 22h	/ethmac/branches/unneback/rtl/verilog/
338		root	5463d 00h	/ethmac/branches/unneback/rtl/verilog/
335	New directory structure.	root	5520d 06h	/ethmac/branches/unneback/rtl/verilog/
333	Some small fixes + some troubles fixed.	igorm	6968d 20h	/ethmac/branches/unneback/rtl/verilog/
332	Case statement improved for synthesys.	igorm	6982d 01h	/ethmac/branches/unneback/rtl/verilog/
330	Warning fixes.	igorm	6997d 03h	/ethmac/branches/unneback/rtl/verilog/
329	Defer indication fixed.	igorm	6997d 04h	/ethmac/branches/unneback/rtl/verilog/
328	Delayed CRC fixed.	igorm	6997d 04h	/ethmac/branches/unneback/rtl/verilog/
327	Defer indication fixed.	igorm	6997d 05h	/ethmac/branches/unneback/rtl/verilog/
326	Delayed CRC fixed.	igorm	6997d 05h	/ethmac/branches/unneback/rtl/verilog/
325	Defer indication fixed.	igorm	6997d 05h	/ethmac/branches/unneback/rtl/verilog/
323	Accidently deleted line put back.	igorm	7294d 05h	/ethmac/branches/unneback/rtl/verilog/
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7298d 00h	/ethmac/branches/unneback/rtl/verilog/
320	TX_BD_NUM_Wr error fixed. Error was entered with the last check-in.	igorm	7298d 04h	/ethmac/branches/unneback/rtl/verilog/
317	Multicast detection fixed. Only the LSB of the first byte is checked.	igorm	7338d 06h	/ethmac/branches/unneback/rtl/verilog/
312	Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16.	tadejm	7441d 03h	/ethmac/branches/unneback/rtl/verilog/
306	Lapsus fixed (!we -> ~we).	simons	7442d 01h	/ethmac/branches/unneback/rtl/verilog/
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7463d 21h	/ethmac/branches/unneback/rtl/verilog/
302	mbist signals updated according to newest convention	markom	7490d 08h	/ethmac/branches/unneback/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 346

Filtering Options