URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_top.v] - Rev 362

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
361	created branch unneback	unneback	4636d 09h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
352	Removed delayed assignments from rtl code	olof	4647d 11h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
349	Make all parameters configurable from top level	olof	4657d 02h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
346	Updated project location	olof	4658d 03h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
338		root	5462d 06h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
335	New directory structure.	root	5519d 11h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
333	Some small fixes + some troubles fixed.	igorm	6968d 01h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
327	Defer indication fixed.	igorm	6996d 10h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7297d 06h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7463d 03h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
302	mbist signals updated according to newest convention	markom	7489d 13h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
301	Update RxEnSync only when mrxdv_pad_i is inactive (LOW).	knguyen	7500d 05h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
276	Defer indication changed.	tadejm	7749d 07h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
272	When control packets were received, they were ignored in some cases.	tadejm	7757d 07h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7758d 09h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	7818d 19h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
255	TPauseRq synchronized to tx_clk.	mohor	7819d 21h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
253	r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead.	mohor	7821d 03h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
250	AddressMiss status is connecting to the Rx BD. AddressMiss is identifying that a frame was received because of the promiscous mode.	mohor	7821d 03h	/ethmac/branches/unneback/rtl/verilog/eth_top.v
248	wb_rst_i is used for MIIM reset.	mohor	7822d 03h	/ethmac/branches/unneback/rtl/verilog/eth_top.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_top.v] - Rev 362

Filtering Options