OpenCores

URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_txethmac.v] - Rev 362

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
361	created branch unneback	unneback	4636d 07h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
352	Removed delayed assignments from rtl code	olof	4647d 08h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
349	Make all parameters configurable from top level	olof	4656d 23h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
346	Updated project location	olof	4658d 01h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
338		root	5462d 03h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
335	New directory structure.	root	5519d 09h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
328	Delayed CRC fixed.	igorm	6996d 07h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
277	When padding was enabled and crc disabled, frame was not ended correctly.	mohor	7749d 05h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
79	RetryCntLatched was unused and removed from design	mohor	8087d 02h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
72	Retry is not activated when a Tx Underrun occured	mohor	8091d 06h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
43	Tx status is written back to the BD.	mohor	8102d 09h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
37	Link in the header changed.	mohor	8121d 08h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8217d 10h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
18	Few little NCSIM warnings fixed.	mohor	8255d 04h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8291d 04h	/ethmac/branches/unneback/rtl/verilog/eth_txethmac.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.