OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_txstatem.v] - Rev 361

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 4637d 05h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
352 Removed delayed assignments from rtl code olof 4648d 07h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
346 Updated project location olof 4659d 00h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
338 root 5463d 02h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
335 New directory structure. root 5520d 07h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
276 Defer indication changed. tadejm 7750d 04h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7842d 04h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
37 Link in the header changed. mohor 8122d 07h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8218d 08h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
18 Few little NCSIM warnings fixed. mohor 8256d 03h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8292d 02h /ethmac/branches/unneback/rtl/verilog/eth_txstatem.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.