OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback] - Rev 361

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 4875d 16h /ethmac/branches/unneback
352 Removed delayed assignments from rtl code olof 4886d 18h /ethmac/trunk
351 Turn defines into parameters in eth_cop olof 4895d 08h /ethmac/trunk
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4895d 08h /ethmac/trunk
349 Make all parameters configurable from top level olof 4896d 09h /ethmac/trunk
348 Added option to dump VCD files olof 4897d 08h /ethmac/trunk
347 Added information about running with Icarus Verilog olof 4897d 09h /ethmac/trunk
346 Updated project location olof 4897d 11h /ethmac/trunk
345 Temporarily disable failing tests olof 4897d 12h /ethmac/trunk
344 bit 9 in phy control register is self clearing olof 4903d 14h /ethmac/trunk
343 Address miss should not be asserted on short frames olof 4907d 10h /ethmac/trunk
342 Added cast to avoid inequality when comparing different data types olof 4907d 10h /ethmac/trunk
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4907d 11h /ethmac/trunk
340 Don't fail if log dir already exists olof 4908d 08h /ethmac/trunk
339 Added basic support for Icarus Verilog olof 4909d 07h /ethmac/trunk
338 root 5701d 13h /ethmac/trunk
335 New directory structure. root 5758d 18h /ethernet/trunk
334 Minor fixes for Icarus simulator. igorm 7206d 20h /trunk
333 Some small fixes + some troubles fixed. igorm 7207d 08h /trunk
332 Case statement improved for synthesys. igorm 7220d 14h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.