OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_2/] - Rev 277

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7750d 16h /ethmac/tags/asyst_2
276 Defer indication changed. tadejm 7750d 16h /ethmac/tags/asyst_2
275 Fix MTxErr or prevent sending too big frames. mohor 7757d 20h /ethmac/tags/asyst_2
274 Backup version. Not fully working. tadejm 7758d 10h /ethmac/tags/asyst_2
272 When control packets were received, they were ignored in some cases. tadejm 7758d 16h /ethmac/tags/asyst_2
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.		 mohor 7759d 17h /ethmac/tags/asyst_2
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7760d 17h /ethmac/tags/asyst_2
268 Release 1.19. Control frame description changed. mohor 7814d 11h /ethmac/tags/asyst_2
267 Full duplex control frames tested. mohor 7814d 13h /ethmac/tags/asyst_2
266 Flow control test almost finished. mohor 7819d 12h /ethmac/tags/asyst_2
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.		 mohor 7819d 16h /ethmac/tags/asyst_2
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7820d 03h /ethmac/tags/asyst_2
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.		 mohor 7820d 03h /ethmac/tags/asyst_2
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7820d 03h /ethmac/tags/asyst_2
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7820d 15h /ethmac/tags/asyst_2
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7821d 05h /ethmac/tags/asyst_2
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7821d 05h /ethmac/tags/asyst_2
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7821d 05h /ethmac/tags/asyst_2
255 TPauseRq synchronized to tx_clk. mohor 7821d 05h /ethmac/tags/asyst_2
254 Temp version. mohor 7822d 09h /ethmac/tags/asyst_2
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7822d 11h /ethmac/tags/asyst_2
252 Just some updates. tadejm 7822d 12h /ethmac/tags/asyst_2
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7822d 12h /ethmac/tags/asyst_2
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7822d 12h /ethmac/tags/asyst_2
248 wb_rst_i is used for MIIM reset. mohor 7823d 12h /ethmac/tags/asyst_2
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7826d 15h /ethmac/tags/asyst_2
245 Rev 1.7. mohor 7827d 09h /ethmac/tags/asyst_2
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7827d 11h /ethmac/tags/asyst_2
243 Late collision is not reported any more. tadejm 7827d 16h /ethmac/tags/asyst_2
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7828d 07h /ethmac/tags/asyst_2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.