OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] - Rev 119

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7918d 19h /ethmac/tags/rel_1/
118 ShiftEnded synchronization changed. mohor 7922d 10h /ethmac/tags/rel_1/
117 Clock mrx_clk set to 2.5 MHz. mohor 7922d 21h /ethmac/tags/rel_1/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7922d 21h /ethmac/tags/rel_1/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7923d 18h /ethmac/tags/rel_1/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7924d 16h /ethmac/tags/rel_1/
113 RxPointer bug fixed. mohor 7931d 08h /ethmac/tags/rel_1/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7931d 21h /ethmac/tags/rel_1/
111 Master state machine had a bug when switching from master write to
master read.
mohor 7932d 11h /ethmac/tags/rel_1/
110 m_wb_cyc_o signal released after every single transfer. mohor 7932d 14h /ethmac/tags/rel_1/
109 Comment removed. mohor 7932d 14h /ethmac/tags/rel_1/
108 Testbench supports unaligned accesses. mohor 8000d 00h /ethmac/tags/rel_1/
107 TX_BUF_BASE changed. mohor 8000d 00h /ethmac/tags/rel_1/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8000d 00h /ethmac/tags/rel_1/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8009d 02h /ethmac/tags/rel_1/
104 FCS should not be included in NibbleMinFl. mohor 8010d 20h /ethmac/tags/rel_1/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8010d 20h /ethmac/tags/rel_1/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8010d 21h /ethmac/tags/rel_1/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8010d 21h /ethmac/tags/rel_1/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8010d 21h /ethmac/tags/rel_1/
99 Document revised. mohor 8017d 20h /ethmac/tags/rel_1/
98 Document revised. mohor 8017d 20h /ethmac/tags/rel_1/
97 Small typo fixed. lampret 8034d 18h /ethmac/tags/rel_1/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8038d 18h /ethmac/tags/rel_1/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8038d 21h /ethmac/tags/rel_1/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8038d 21h /ethmac/tags/rel_1/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8043d 19h /ethmac/tags/rel_1/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8044d 22h /ethmac/tags/rel_1/
91 Comments in Slovene language removed. mohor 8044d 22h /ethmac/tags/rel_1/
90 casex changed with case, fifo reset changed. mohor 8044d 22h /ethmac/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.